Cortex-M4 Processor Overview

with ARM Processors and Architectures

Introduction

ARM

- ARM was developed at Acorn Computer Limited of Cambridge, UK (between 1983 & 1985)
 - RISC concept introduced in 1980 at Stanford and Berkeley
- ARM founded in November 1990
 - Advanced RISC Machines

Best known for its range of RISC processor cores designs

 Other products – fabric IP, software tools, models, cell libraries - to help partners develop and ship ARM-based SoCs

ARM does not manufacture silicon

- Licensed to partners to develop and fabricate new micro-controllers
 - Soft-core

ARM Architecture

- Based upon RISC Architecture with enhancements to meet requirements of embedded applications
 - A large uniform register file
 - Load-store architecture
 - LDR , STR : "Load register" and "Store register"
 - Examples:
 - LDR R1, [R0] ; load into R1 the content of the memory location whose address is in R0
 - STR R1, [R0] ; store the contents of R1 into the memory location whose address is in R0
 - Fixed length instructions
 - 32-bit processor (v1-v7), 64-bit processor (v8)
 - Good speed/power
 - High code density

Enhancement to Basic RISC

Control over both ALU and shifter for every data processing operations

Operand

Operand





Example: ADDEQ r0, r1, r2

Instruction will only be executed when the zero flag is set to 1

Embedded Processors



Application Processors



ARM Processor Family



Summary of Processor Characteristics

	Application processors	Real-time processors	Microcontroller
			processors
Design	High clock frequency,	High clock frequency,	Short pipeline,
	Long pipeline,	Long to medium	ultra low power,
	High performance,	pipeline length,	Deterministic (low
	Multimedia support (NEON	Deterministic (low	interrupt latency)
	instruction set extension)	interrupt latency)	
System	Memory Management Unit	Memory Protection	Memory Protection Unit
features	(MMU),	Unit (MPU), cache	(MPU), Nested Vectored
	cache memory,	memory, Tightly	Interrupt Controller
	ARM TrustZone [®] security	Coupled Memory	(NVIC), Wakeup Interrupt
	extension	(TCM)	Controller (WIC)
Targeted	Mobile computing, smart	Industrial	Microcontrollers,
markets	phones,	microcontrollers,	Deeply embedded
	energy-efficient servers,	automotives,	systems (e.g. sensors,
	high-end microprocessors	Hard disk controllers,	MEMS, mixed signal IC),
		Baseband modem	Internet of Things (IoT)

Pipeline

- **Pipelining** allows hardware resources to be fully utilized
- One 32-bit instruction or two 16-bit instructions can be fetched.



Pipeline of 32-bit instructions

ARM Cortex Advanced Processors

Architectural innovation, compatibility across diverse application spectrum

ARM Cortex-A family:

 Applications processors for featurerich OS and 3rd party applications

ARM Cortex-R family:

 Embedded processors for real-time signal processing, control applications

ARM Cortex-M family:

 Microcontroller-oriented processors for MCU, ASSP, and SoC applications



Cortex

Application Examples



ARM Architecture Overview

Architecture History



Development of the ARM Architecture

			:
v4	v5	v6	v7
Halfword and signed halfword / byte support System mode Thumb instruction set (v4T)	Improved interworking CLZ Saturated arithmetic DSP MAC instructions Extensions: Jazelle (5TEJ)	SIMD Instructions Multi-processing v6 Memory architecture Unaligned data support Extensions: Thumb-2 (6T2) TrustZone® (6Z) Multicore (6K) Thumb only (6-M)	Thumb-2 Architecture Profiles 7-A - Applications 7-R - Real-time 7-M - Microcontroller

Note that implementations of the same architecture can be different

- Cortex-A8 architecture v7-A, with a 13-stage pipeline
- Cortex-A9 architecture v7-A, with an 8-stage pipeline

Architecture ARMv7 profiles

Application profile (ARMv7-A)

- Memory management support (MMU)
- Highest performance at low power
 - Influenced by multi-tasking OS system requirements
- TrustZone and Jazelle-RCT for a safe, extensible system
- e.g. Cortex-A5, Cortex-A9

Real-time profile (ARMv7-R)

- Protected memory (MPU)
- Low latency and predictability 'real-time' needs
- Evolutionary path for traditional embedded business
- e.g. Cortex-R4

Microcontroller profile (ARMv7-M, ARMv7E-M, ARMv6-M)

- Lowest gate count entry point
- Deterministic and predictable behavior a key priority
- Deeply embedded use
- e.g. Cortex-M3

Which architecture is my processor?



Cotex-M Processor Family

	Descriptions
Cortex-M0	A very small processor (starting from 12K gates) for low cost, ultra low power
	microcontrollers and deeply embedded applications
Cortex-M0+	The most energy-efficient processor for small embedded system. Similar size and
	programmer's model to the Cortex-M0 processor, but with additional features like
	single cycle I/O interface and vector table relocations
Cortex-M1	A small processor design optimized for FPGA designs and provides Tightly Coupled
	Memory (TCM) implementation using memory blocks on the FPGAs. Same
	instruction set as the Cortex-M0
Cortex-M3	A small but powerful embedded processor for low-power microcontrollers that has
	a rich instruction set to enable it to handle complex tasks quicker. It has a
	hardware divider and Multiply-Accumulate (MAC) instructions. In addition, it also
	has comprehensive debug and trace features to enable software developers to
	develop their applications quicker
Cortex-M4	It provides all the features on the Cortex-M3, with additional instructions target at
	Digital Signal Processing (DSP) tasks, such as Single Instruction Multiple Data
	(SIMD) and faster single cycle MAC operations. In addition, it also have an optional
	single precision floating point unit that support IEEE 754 floating point standard
Cortex-M7	High-performance processor for high-end microcontrollers and processing
	intensive applications. It has all the ISA features available in Cortex-M4, with
	additional support for double-precision floating point, as well as additional
	memory features like cache and Tightly Coupled Memory (TCM)

ARMv7-M Architecture

ARMv7-M Profile Overview

v7-M Cores are designed to support the microcontroller market

- Simpler to program entire application can be programmed in C
- Fewer features needed than in application processors
- Register and ISA changes from other ARM cores
 - No ARM instruction set support
 - Only one set of registers
 - xPSR has different bits than CPSR

Different modes and exception models

- Only two modes: Thread mode and Handler mode
- Vector table is addresses, not instructions
- Exceptions automatically save state (r0-r3, r12, lr, xPSR, pc) on the stack

Different system control/memory layout

- Cores have a fixed memory map
- No coprocessor 15 controlled through memory mapped control registers

Cortex-M3



- ARMv7-M Architecture
 - Thumb-2 only
- Fully programmable in C
- 3-stage pipeline
- Optional MPU
- AHB-Lite bus interface
- Fixed memory map
- 1-240 interrupts
 - Configurable priority levels
 - Non-Maskable Interrupt support
 - Debug and Sleep control
- Serial wire or JTAG debug
- Optional ETM

Cortex-M0



- ARMv6-M Architecture
 - 16-bit Thumb-2 with system control instructions
- Fully programmable in C
- 3-stage pipeline
- AHB-Lite bus interface
- Fixed memory map
- 1-32 interrupts
 - Configurable priority levels
 - Non-Maskable Interrupt support
- Low power support
- Core configured with or without debug
 - Variable number of watchpoints and breakpoints

Thumb-2 Technology

- Thumb-2 ISA was introduced in ARMv7 architecture
 - Original16-bit Thumb instructions maintain full compatibility with existing code

t

New 16-bit Thumb instructions for improved program flow

+

 New 32-bit Thumb instructions for improved performance and code size. One 32-bit instruction replaces multiple 16-bit opcodes.
 32-bit instructions are handled in the same mode ~ no interworking required



Programmer's Model

Processor Register Set

R0						
R1						
R2						
R3						
R4						
R5						
R6						
R7						
R8						
R9						
R10						
R11						
R12						
R13 (SP)						
R14 (LR)						
R15 (PC)						

Registers R0-R12

- General-purpose registers
- R13 is the stack pointer (SP) 2 banked versions
- R14 is the link register (LR)
- R15 is the program counter (PC)
- PSR (Program Status Register)
 - Not explicitly accessible
 - Saved to the stack on an exception
 - Subsets available as APSR, IPSR, and EPSR

PSR

Special Purpose Registers

Program Status Register

Described in upcoming slides

Special Purpose Mask Registers : PRIMASK, FAULTMASK, BASEPRI

- Used to modify exception priorities
- To set/clear PRIMASK and FAULTMASK, use CPS instructions
 - CPSIE i / CPSID i / CPSIE f / CPSID f

Special Purpose CONTROL Register

- 2 bits
 - Bit 0 defines Thread mode privilege
 - Bit 1 defines Thread mode stack
- The Special Purpose Registers are not memory-mapped
- Accessed via specific instructions
 - MRS Move special purpose register to general-purpose register
 - MSR Move general-purpose register to special purpose register

xPSR - Program Status Register



- xPSR stored on stack during exceptions
- Condition code flags
 - N = Negative result from ALU
 - Z = Zero result from ALU
 - C = ALU operation carry out
 - V = ALU operation overflow
 - Q = Saturated math overflow
- IT/ICI bits
 - Contain IF-THEN base condition code or Interrupt Continue information
- ISR Number
 - Stacked xPSR shows which exception was pre-empted
- T=1

System Timer – SysTick

Flexible system timer

- 24-bit self-reloading down counter
 - Reload on count == 0
 - Optionally cause SysTick interrupt on count == 0
- Reload register
- Calibration value

Clock source is CPU clock or optional external timing reference

- Software selectable if provided
- Reference pulse widths High/Low must exceed processor clock period
 - Counted by sampling on processor clock

Calibration Register provides value required for 10ms interval

STCALIB inputs tied to appropriate value

Modes Overview

ARM Processor



Not shown: Handler mode can also be re-entered on exception return

Processor Mode

Handler Mode

 Used to handle exceptions. The processor returns to Thread mode when it has finished exception processing.

Thread Mode

- Used to execute application software. The processor enters Thread mode when it comes out of reset.
- In Thread mode, the CONTROL register controls whether software execution is privileged or unprivileged, see CONTROL register. In Handler mode, software execution is always privileged.

Privilege Levels

Unprivileged

The software:

- has limited access to the MSR and MRS instructions, and cannot use the CPS instruction
- cannot access the system timer, NVIC, or system control block
- might have restricted access to memory or peripherals.
- Unprivileged software executes at the unprivileged level

Privileged

The software can use all the instructions and has access to all resources.

Instruction Set Examples:

Data Processing:

MOV	r2,	r5			
ADD	r5,	#0x2	24		
ADD	r2,	r3,	r4,	LSL	#2
LSL	r2,	#3			
MOVT	r9, #	0x12	34		
MT.A	r 0	r 1	r2	r 3	

Memory Access:

STRB r2, [r10, r1]

LDR r0, [r1, r2, LSL #2]

Program Flow:

BL <label>

- ; r2 = r5
 ; r5 = r5 + 36
 ; r2 = r3 + (r4 * 4)
 ; r2 = r2 * 8
 ; upper halfword of r9 = #0x1234
- ; r0 = (r1 * r2) + r3

- ; store lower byte in r2 at address {r10 + r1}
- ; load r0 with data at address
 {r1 + r2 * 4}
- ; PC relative branch to <label>
 location, and return address
 stored in LR (r14)

Exception Handling

Exception types:

- Reset
- Non-maskable Interrupts (NMI)
- Faults
- PendSV
- SVCall
- External Interrupt
- SysTick Interrupt

Exceptions processed in Handler mode (except Reset)

Exceptions always run privileged

Interrupt handling

- Interrupts are a sub-class of exception
- Automatic save and restore of processor registers (xPSR, PC, LR, R12, R3-R0)
- Allows handler to be written entirely in 'C'

External Interrupts

- External Interrupts handled by Nested Vectored Interrupt Controller (NVIC)
 - Tightly coupled with processor core
- One Non-Maskable Interrupt (NMI) supported
- Number of external interrupts is implementation-defined
 - ARMv7-M supports up to 496 interrupts



Exception & Pres-emption Ordering

Exception handling order is defined by programmable priority

- Reset, Non Maskable Interrupt (NMI) and Hard Fault have predefined pre-emption.
- NVIC catches exceptions and pre-empts current task based on priority

	Exception	Name	Priority	Descriptions
ទ	1	Reset	-3 (Highest)	Reset
e & dle	2	NMI	-2	Non-Maskable Interrupt
lod Han	3	Hard Fault	-1	Default fault if other hander not implemented
N H H	4	MemManage Fault	Programmable	MPU violation or access to illegal locations
Fau art-i	5	Bus Fault	Programmable	Fault if AHB interface receives error
St _	6	Usage Fault	Programmable	Exceptions due to program errors
_ ഗ	11	SVCall	Programmable	System SerVice call
tem	12	Debug Monitor	Programmable	Break points, watch points, external debug
Sys	14	PendSV	Programmable	Pendable SerVice request for System Device
~ I	15	Systick	Programmable	System Tick Timer
<u>د</u> و	16	Interrupt #0	Programmable	External Interrupt #0
ller	•••		•••	•••
Sn				
D #	255	Interrupt #239	Programmable	External Interrupt #239

Exception Handling Example



Interrupt Response – Tail Chaining



ARM7TDMI

26 cycles from IRQ1 to ISR1 (up to 42 cycles if in LSM)
42 cycles from ISR1 exit to ISR2 entry
16 cycles to return from ISR2

Cortex-M3

- 12 cycles from IRQ1 to ISR1 (Interruptible/Continual LSM)
- 6 cycles from ISR1 exit to ISR2 entry
- 12 cycles to return from ISR2

Interrupt Response – Late Arriving



ARM7TDMI

- 26 cycles to ISR2 entered
- Immediately pre-empted by IRQ1 Additional 26 cycles to enter ISR1.
- ISR 1 completes Additional 16 cycles return to ISR2.

Cortex-M3

12 cycles to ISR entry

Parallel stacking & instruction fetch

 Target ISR may be changed until last cycle (PC is set)

•When IRQ1 occurs new target ISR set

Interrupt Response – Pop Pre-emption



ARM7TDMI

Load multiple not interruptible
Core must complete the recovery of the stack then re-stack to enter the ISR

Cortex-M3

 Hardware un-stacking interruptible
 If interrupted only 6 cycles required to enter ISR2

Vector Table for ARMv7-M

First entry contains initial Main SP	Address	
	0x40 + 4*N	External N
All other entries are addresses for exception handlers		
 Must always have LSBit = 1 (for Thumb) 	0x40	External 0
	0x3C	SysTick
Table has up to 496 external interrupts	0x38	PendSV
 Implementation-defined Maximum table size is 2048 bytes 	0x34	Reserved
	0x30	Debug Monitor
 Table may be relocated 	0x2C	SVC
 Use Vector Table Offset Register Still require minimal table entries at 0x0 	0x1C to 0x28	Reserved (x4)
for booting the core	0x18	Usage Fault
— • • • • •	0x14	Bus Fault
Each exception has a vector number Used in Interrupt Control and State	0x10	Mem Manage Fault
Register to indicate the active or pending	0x0C	Hard Fault
exception type	0x08	NMI
Table can be generated using C code	0x04	Reset
Example provided later	0x00	Initial Main SP

Vector #

16 + N

. . .

N/A

7-10

Reset Behavior



- 1. A reset occurs (Reset input was asserted)
- 2. Load MSP (Main Stack Pointer) register initial value from address 0x00
- 3. Load reset handler vector address from address 0x04
- 4. Reset handler executes in Thread Mode
- 5. Optional: Reset handler branches to the main program

Exception Behaviour



1. Exception occurs

- Current instruction stream stops
- Processor accesses vector table
- 2. Vector address for the exception loaded from the vector table
- 3. Exception handler executes in Handler Mode
- 4. Exception handler returns to main

Interrupt Service Routine Entry

- When receiving an interrupt the processor will finish the current instruction for most instructions
 - To minimize interrupt latency, the processor can take an interrupt during the execution of a multi-cycle instruction see next slide
- Processor state automatically saved to the current stack
 - 8 registers are pushed: PC, R0-R3, R12, LR, xPSR
 - Follows ARM Architecture Procedure Calling Standard (AAPCS)
- During (or after) state saving the address of the ISR is read from the Vector Table
- Link Register is modified for interrupt return
- First instruction of ISR executed
 - For Cortex-M3 or Cortex-M4 the total latency is normally 12 cycles, however, interrupt late-arrival and interrupt tail-chaining can improve IRQ latency
- ISR executes from Handler mode with Main stack

Returning From Interrupt

- Can return from interrupt with the following instructions when the PC is loaded with "magic" value of 0xFFFF_FFX (same format as EXC_RETURN)
 - LDR PC,
 - LDM/POP which includes loading the PC
 - BX LR (most common)
- If no interrupts are pending, foreground state is restored
 - Stack and state specified by EXC_RETURN is used
 - Context restore on Cortex-M3 and Cortex-M4 requires 10 cycles

If other interrupts are pending, the highest priority may be serviced

- Serviced if interrupt priority is higher than the foreground's base priority
- Process is called Tail-Chaining as foreground state is not yet restored
- Latency for servicing new interrupt is only 6 cycles on M3/M4 (state already saved)

If state restore is interrupted, it is abandoned

- New ISR executed without state saving (original state still intact and valid)
- Must still fetch new vector and refill pipeline (6-cycle latency on M3/M4)

Vector Table in C



Vector Table in Assembly

PRESERVE8

THUMB

DCD

- IMPORT ||Image\$\$ARM LIB STACK\$\$ZI\$\$Limit||
- AREA RESET, DATA, READONLY
- EXPORT Vectors

Vectors

||Image\$\$ARM LIB STACK\$\$ZI\$\$Limit|| ; Top of Stack

- DCD Reset Handler
- DCD NMI Handler
- DCD HardFault Handler
- DCD MemManage Handler
- DCD BusFault Handler
- DCD UsageFault Handler
- DCD 0, 0, 0, 0,
- DCD SVC Handler,
- DCD Debug Monitor
- DCD 0
- DCD PendSV Handler
- DCD SysTick_Handler
- ; External vectors start here

- ; Reset Handler
- ; NMI Handler
- ; Hard Fault Handler
- ; MemManage Fault Handler
- ; Bus Fault Handler
- ; Usage Fault Handler
- ; Reserved x4
- ; SVCall Handler
- ; Debug Monitor Handler
- ; Reserved
- ; PendSV Handler
- ; SysTick Handler

Memory Systems

Processor Memory Map



Memory Types and Properties

There are 3 different memory types:

Normal, Device and Strongly Ordered

Normal memory is the most flexible memory type:

- Suitable for different types of memory, for example, ROM, RAM, Flash and SDRAM
- Accesses may be restarted
- Caches and Write Buffers are permitted to work alongside Normal memory

Device memory is suitable for peripherals and I/O devices

- Caches are not permitted, but write buffers are still supported
- Unaligned accesses are unpredictable
- Accesses must not be restarted
 - Load/store multiple instructions should not be used to access Device memory

Strongly ordered memory is similar to Device memory

Buffers are not supported and the PPB is marked Strongly Ordered

System Control Block

- Memory mapped space containing registers to configure, control, and deal with interrupts, exceptions, and debug
 - Replaces co-processor #15 in older ARM cores

Address	Туре	Reset Value	Function
0xE000E000	Read/Write	0x0000000	Master Control register - RESERVED
0xE000E004	Read Only	IMP DEFINED	Interrupt Controller Type Register
0xE000ED00	Read Only	IMP DEFINED	CPUID Base Register
0xE000ED04	Read/Write	0x0000000	Interrupt Control State Register
0xE000ED08	Read/Write	0x0000000	Vector Table Offset Register
0xE000ED0C	Read/Write	Bits[10:8] = 000	Application Interrupt/Reset Control Register

More SCB Registers

Address	Туре	Reset Value	Function
0xE000ED10	Read/Write	0x0000000	System Control Register
0xE000ED14	Read/Write	0x0000000	Configuration Control Register
0xE000ED18	Read/Write	0x0000000	System Handlers 4-7 Priority Register
0xE000ED1C	Read/Write	0x0000000	System Handlers 8-11 Priority Register
0xE000ED20	Read/Write	0x0000000	System Handlers 12-15 Priority Register
0xE000ED24	Read/Write	0x0000000	System Handler Control and State Register
0xE000ED28	Read/Write	n/a - status	Configurable Fault Status Registers (3)
0xE000ED2C	Read/Write	n/a - status	HardFault Status Register
0xE000ED30	Read/Write	n/a - status	DebugFault Status Register
0xE000ED34	Read/Write	Unpredictable	MemManage Address Register
0xE000ED38	Read/Write	Unpredictable	BusFault Address Register
0xE000ED3C	Read/Write	Unpredictable	Auxiliary Fault Status Register (vendor specific
0xE000EF00	Write Only		Software Trigger Interrupt Register

Floating Point Extensions

Cortex-M4



ARMv7E-M Architecture

- Thumb-2 only
- DSP extensions
- Optional FPU (Cortex-M4F)
- Otherwise, same as Cortex-M3
- Implements full Thumb-2 instruction set
 - Saturated math (e.g. QADD)
 - Packing and unpacking (e.g. UXTB)
 - Signed multiply (e.g. SMULTB)
 - SIMD (e.g. ADD8)

Cortex-M4F Floating Point Registers

- FPU provides a further 32 single-precision registers
- Can be viewed as either
 - 32 x 32-bit registers
 - 16 x 64-bit doubleword registers
 - Any combination of the above



Binary Upwards Compatibility

	VABS VADD	VCMP	VCMPE	VCVT	VCVTR	VDIV	VLDM
	VLDR VMLA	VMLS	VMOV	VMRS	VMSR	VMUL	VNEG
	VNMLA VMMLS	VNMUL	VPOP	VPUSH	VSQRT	VSTM	VSTR
	VSUB VFMA	VFMS	VFNMA	VFNMS		Corte	x-M4 FPU
	PKH QADD	QADD16	QADD8	QASX	QDADD	QDSUB	QSAX
	QSUB QSUB1	S QSUB8	SADD16	SADD8	SASX	SEL	SHADD16
	SHADD8 SHASX	SHSAX	SHSUB16	SHSUB8	SMLABB	SMLABT	SMLATB
ARMv7-M	SMLATT SMLAD	SMLALBB	SMLALBT	SMLALTB	SMLALTT	SMLALD	SMLAWB
Architecture	SMLAWT SMLSD	SMLSLD	SMMLA	SMMLS	SMMUL	SMUAD	SMULBB
	ADC ADD	ADR	AND	ASR	в	SMULBT	SMULTT
	CLZ BFC	BFI	BIC	CDP	CLREX	SMULTB	SMULWT
	CBNZ CBZ CMN	СМР	DBG	EOR	LDC	SMULWB	SMUSD
		LDR	LDRB	LDRBT	LDRD	SSAT16	SSAX
	LDREX LDREX	B LDREXH	LDRH	LDRHT	LDRSB	SSUB16	SSUB8
ARMv6-M	LDRSBT LDRSHT	LDRSH	LDRT	MCR	LSL	SYTAR	SXTAB16
Arabitaatura	LSR MCRR	MLS	MLA	MOV	MOVT	SXTAD	CYTR44
Architecture	MRC MRRC	MUL	MVN	NOP	ORN	SXTAH	SXIBIO
	ORR PLD	PLDW	PLI	РОР	PUSH	UADD16	UADD8
	RBIT REV	REV16	REVSH	ROR	RRX	UASX	UHADD16
			RSB	SBC	SBFX	UHADD8	UHASX
	BKPT BLA ADC A		SDIV	SEV	SMLAL	UHSAX	UHSUB16
		BIC	STMIA	STMDR	STR	UHSUB8	UMAAL
	DSB CMN C	MP EOR	STRB	STRBT	STRD	UQADD16	UQADD8
		DRB LDM	STREX	STREXB	STREXH	UOASX	UOSAX
	MRS LDRH LD	RSB LDRSH	STRH	STRHT	STRT	UOSUB16	LIOSUBS
	MSR LSL L	SR MOV	SUB	SXTB	SXTH		
	NOP REV MUL M	VN ORR	ТВВ	ТВН	TEQ	USADo	USADA
	REV16 REVSH POP PU	JSH ROR	TST	UBFX	UDIV	USATI6	USAX
	SEV SXTB RSB S	BC STM	UMLAL	UMULL	USAT	USUB16	USUB8
	SXTH UXTB STR S	TRB STRH	UXTB	UXTH	WFE	UXTAB	UXTAB16
	UXTH WFE SUB S	VC TST	WFI	YIELD	Т	UXTAH	UXTB16
	WFI YIELD Corte	x-M0/M1			Cortex-M3	C	ortex-M4

ARM System Design

Example ARM-based system

- ARM core deeply embedded within an SoC
 - External debug and trace via JTAG or CoreSight interface
- Design can have both external and internal memories
 - Varying width, speed and size depending on system requirements
- Can include ARM licensed CoreLink peripherals
 - Interrupt controller, since core only has two interrupt sources
 - Other peripherals and interfaces
- Can include on-chip memory from ARM Artisan Physical IP Libraries
- Elements connected using AMBA (Advanced Microcontroller Bus Architecture)



An Example AMBA System



STM32 32-bit ARM Cortex MCUs



STM32 F4 series

High-performance Cortex[™]-M4 MCU















4 product series

Common core peripherals and architecture:



STM32 F4 s	eries - High	performance	with DSP (S	TM32F405/415	/407/417	7)			
168 MHz Cortex-M4 with DSP and FPU	Up to 192-Kbyte SRAM	Up to 1-Mbyte Flash	2x USB 2.0 OTG FS/HS	3-phase MC timer	2x CAN 2.0B	SDIO 2x I²S audio Camera IF	Ethernet IEEE 1588	Crypto/hash processor and RNG	STM32 F4
STM32 F2 s	eries - High	performance	(STM32F20	5/215/207/217)				
120 MHz Cortex-M3 CPU	Up to 128-Kbyte SRAM	Up to 1-Mbyte Flash	2x USB 2.0 OTG FS/HS	3-phase MC timer	2x CAN 2.0B	SDIO 2x I²S audio Camera IF	Ethernet IEEE 1588	Crypto/hash processor and RNG	STM32 F2
STM32 F1 s	eries - Conn	ectivity line (STM32F105/	/107)					
72 MHz Cortex-M3 CPU	Up to 64-Kbyte SRAM	Up to 256-Kbyte Flash	USB 2.0 OTG FS	3-phase MC timer	2x CAN 2.0B	2x I²S audio	Ethernet IEEE 1588		
STM32 F1 s	eries - Perfo	rmance line	(STM32F103)					
72 MHz Cortex-M3 CPU	Up to 96-Kbyte SRAM	Up to 1-Mbyte Flash	USB FS device	3-phase MC timer	CAN 2.0B	SDIO 2x I ² S			
STM32 F1 s	eries - USB	Access line (S	STM32F102)						
48 MHz Cortex-M3 CPU	Up to 16-Kbyte SRAM	Up to 128-Kbyte Flash	USB FS device						STMB2 FI
STM32 F1 s	eries - Acce	ss line (STM3	32F101)						
36 MHz Cortex-M3 CPU	Up to 80-Kbyte SRAM	Up to 1-Mbyte Flash							
STM32 F1 s	eries - Value	line (STM32	F100)						
24 MHz Cortex-M3 CPU	Up to 32-Kbyte SRAM	Up to 512-Kbyte Flash	3-phase MC timer	CEC					
STM32 L1 s	eries - Ultra-	low-power (STM32F151/	(152)					
20 MU-	Lin to	Lin to		Data EEDBOM	LOD	1	DOD	The second second	-

ST



STM32 F4 block diagram

Feature highlight

- 168 MHz Cortex-M4 CPU
 - Floating point unit (FPU)
 - ART Accelerator [™]
 - Multi-level AHB bus matrix
- 1-Mbyte Flash, 192-Kbyte SRAM
- 1.7 to 3.6 V supply
- RTC: <1 µA typ, sub second accuracy
- 2x full duplex I²S
- 3x 12-bit ADC
 0.41 µs/2.4 MSPS
- 168 MHz timers



Notes:

1. HS requires an external PHY connected to the ULPI interface

Crypto/hash processor on STM32F417 and STM32F415

STMicroelectronics

57