Cortex-M4 Processor Overview

with ARM Processors and Architectures

Introduction

ARM

- ARM was developed at Acorn Computer Limited of Cambridge, UK (between 1983 & 1985)
 - RISC concept introduced in 1980 at Stanford and Berkeley
- ARM founded in November 1990
 - Advanced RISC Machines

Best known for its range of RISC processor cores designs

 Other products – fabric IP, software tools, models, cell libraries - to help partners develop and ship ARM-based SoCs

ARM does not manufacture silicon

- Licensed to partners to develop and fabricate new micro-controllers
 - Soft-core

ARM Architecture

- Based upon RISC Architecture with enhancements to meet requirements of embedded applications
 - A large uniform register file
 - Load-store architecture
 - Fixed length instructions
 - 32-bit processor (v1-v7), 64-bit processor (v8)
 - Good speed/power
 - High code density

Embedded Processors



Application Processors



ARM Processor Family



Summary of Processor Characteristics

	Application processors	Real-time processors	Microcontroller
			processors
Design	High clock frequency,	High clock frequency,	Short pipeline,
	Long pipeline,	Long to medium	ultra low power,
	High performance,	pipeline length,	Deterministic (low
	Multimedia support (NEON	Deterministic (low	interrupt latency)
	instruction set extension)	interrupt latency)	
System	Memory Management Unit	Memory Protection	Memory Protection Unit
features	(MMU),	Unit (MPU), cache	(MPU), Nested Vectored
	cache memory,	memory, Tightly	Interrupt Controller
	ARM TrustZone [®] security	Coupled Memory	(NVIC), Wakeup Interrupt
	extension	(TCM)	Controller (WIC)
Targeted	Mobile computing, smart	Industrial	Microcontrollers,
markets	phones,	microcontrollers,	Deeply embedded
	energy-efficient servers,	automotives,	systems (e.g. sensors,
	high-end microprocessors	Hard disk controllers,	MEMS, mixed signal IC),
		Baseband modem	Internet of Things (IoT)

ARM Cortex Advanced Processors

Architectural innovation, compatibility across diverse application spectrum

ARM Cortex-A family:

 Applications processors for featurerich OS and 3rd party applications

ARM Cortex-R family:

 Embedded processors for real-time signal processing, control applications

ARM Cortex-M family:

 Microcontroller-oriented processors for MCU, ASSP, and SoC applications



Cortex

Application Examples



ARM Architecture Overview

Architecture History



Development of the ARM Architecture

			:
v4	v5	v6	v7
Halfword and signed halfword / byte support System mode Thumb instruction set (v4T)	Improved interworking CLZ Saturated arithmetic DSP MAC instructions Extensions: Jazelle (5TEJ)	SIMD Instructions Multi-processing v6 Memory architecture Unaligned data support Extensions: Thumb-2 (6T2) TrustZone® (6Z) Multicore (6K) Thumb only (6-M)	Thumb-2 Architecture Profiles 7-A - Applications 7-R - Real-time 7-M - Microcontroller

Note that implementations of the same architecture can be different

- Cortex-A8 architecture v7-A, with a 13-stage pipeline
- Cortex-A9 architecture v7-A, with an 8-stage pipeline

Cotex-M Processor Family

	Descriptions
Cortex-M0	A very small processor (starting from 12K gates) for low cost, ultra low power
	microcontrollers and deeply embedded applications
Cortex-M0+	The most energy-efficient processor for small embedded system. Similar size and
	programmer's model to the Cortex-M0 processor, but with additional features like
	single cycle I/O interface and vector table relocations
Cortex-M1	A small processor design optimized for FPGA designs and provides Tightly Coupled
	Memory (TCM) implementation using memory blocks on the FPGAs. Same
	instruction set as the Cortex-M0
Cortex-M3	A small but powerful embedded processor for low-power microcontrollers that has
	a rich instruction set to enable it to handle complex tasks quicker. It has a
	hardware divider and Multiply-Accumulate (MAC) instructions. In addition, it also
	has comprehensive debug and trace features to enable software developers to
	develop their applications quicker
Cortex-M4	It provides all the features on the Cortex-M3, with additional instructions target at
	Digital Signal Processing (DSP) tasks, such as Single Instruction Multiple Data
	(SIMD) and faster single cycle MAC operations. In addition, it also have an optional
	single precision floating point unit that support IEEE 754 floating point standard
Cortex-M7	High-performance processor for high-end microcontrollers and processing
	intensive applications. It has all the ISA features available in Cortex-M4, with
	additional support for double-precision floating point, as well as additional
	memory features like cache and Tightly Coupled Memory (TCM)

Programmer's Model

Processor Register Set

R0					
R1					
R2					
R3					
R4					
R5					
R6					
R7					
R8					
R9					
R10					
R11					
R12					
R13 (SP)					
R14 (LR)					
R15 (PC)					

Registers R0-R12

- General-purpose registers
- R13 is the stack pointer (SP) 2 banked versions
- R14 is the link register (LR)
- R15 is the program counter (PC)
- PSR (Program Status Register)
 - Not explicitly accessible
 - Saved to the stack on an exception
 - Subsets available as APSR, IPSR, and EPSR

PSR

Instruction Set Examples:

Data Processing:

MOV	r2,	r5			
ADD	r5,	#0x2	24		
ADD	r2,	r3,	r4,	LSL	#2
LSL	r2,	#3			
MOVT	r9, #	0 x 12	34		
MT.A	r 0	r 1	r 2	r 3	

Memory Access:

STRB r2, [r10, r1]

LDR r0, [r1, r2, LSL #2]

Program Flow:

BL <label>

- ; r2 = r5
 ; r5 = r5 + 36
 ; r2 = r3 + (r4 * 4)
 ; r2 = r2 * 8
 ; upper halfword of r9 = #0x1234
- ; r0 = (r1 * r2) + r3

- ; store lower byte in r2 at address {r10 + r1}
- ; load r0 with data at address
 {r1 + r2 * 4}
- ; PC relative branch to <label>
 location, and return address
 stored in LR (r14)

Exception Handling

Exception types:

- Reset
- Non-maskable Interrupts (NMI)
- Faults
- PendSV
- SVCall
- External Interrupt
- SysTick Interrupt

Exceptions processed in Handler mode (except Reset)

Exceptions always run privileged

Interrupt handling

- Interrupts are a sub-class of exception
- Automatic save and restore of processor registers (xPSR, PC, LR, R12, R3-R0)
- Allows handler to be written entirely in 'C'

External Interrupts

- External Interrupts handled by Nested Vectored Interrupt Controller (NVIC)
 - Tightly coupled with processor core
- One Non-Maskable Interrupt (NMI) supported
- Number of external interrupts is implementation-defined
 - ARMv7-M supports up to 496 interrupts



Exception & Pres-emption Ordering

Exception handling order is defined by programmable priority

- Reset, Non Maskable Interrupt (NMI) and Hard Fault have predefined pre-emption.
- NVIC catches exceptions and pre-empts current task based on priority

	Exception	Name	Priority	Descriptions
ទ	1	Reset	-3 (Highest)	Reset
e & dle	2	NMI	-2	Non-Maskable Interrupt
lod Han	3	Hard Fault	-1	Default fault if other hander not implemented
N H H	4	MemManage Fault	Programmable	MPU violation or access to illegal locations
Fau art-i	5	Bus Fault	Programmable	Fault if AHB interface receives error
St _	6	Usage Fault	Programmable	Exceptions due to program errors
_ ഗ	11	SVCall	Programmable	System SerVice call
tem	12	Debug Monitor	Programmable	Break points, watch points, external debug
Sys	14	PendSV	Programmable	Pendable SerVice request for System Device
~ I	15	Systick	Programmable	System Tick Timer
<u>د</u> و	16	Interrupt #0	Programmable	External Interrupt #0
ller	•••		•••	•••
Sn				
С щ	255	Interrupt #239	Programmable	External Interrupt #239

Vector Table for ARMv7-M

First entry contains initial Main SP	Address	
	0x40 + 4*N	External N
All other entries are addresses for exception handlers		
 Must always have LSBit = 1 (for Thumb) 	0x40	External 0
	0x3C	SysTick
Table has up to 496 external interrupts	0x38	PendSV
 Implementation-defined Maximum table size is 2048 bytes 	0x34	Reserved
	0x30	Debug Monitor
 Table may be relocated 	0x2C	SVC
 Use Vector Table Offset Register Still require minimal table entries at 0x0 	0x1C to 0x28	Reserved (x4)
for booting the core	0x18	Usage Fault
— • • • • •	0x14	Bus Fault
Each exception has a vector number Used in Interrupt Control and State	0x10	Mem Manage Fault
Register to indicate the active or pending	0x0C	Hard Fault
exception type	0x08	NMI
Table can be generated using C code	0x04	Reset
Example provided later	0x00	Initial Main SP

Vector #

16 + N

. . .

N/A

7-10

Vector Table in C



Vector Table in Assembly

PRESERVE8

THUMB

DCD

- IMPORT ||Image\$\$ARM LIB STACK\$\$ZI\$\$Limit||
- AREA RESET, DATA, READONLY
- EXPORT Vectors

Vectors

||Image\$\$ARM LIB STACK\$\$ZI\$\$Limit|| ; Top of Stack

- DCD Reset Handler
- DCD NMI Handler
- DCD HardFault Handler
- DCD MemManage Handler
- DCD BusFault Handler
- DCD UsageFault Handler
- DCD 0, 0, 0, 0,
- DCD SVC Handler,
- DCD Debug Monitor
- DCD 0
- DCD PendSV Handler
- DCD SysTick_Handler
- ; External vectors start here

- ; Reset Handler
- ; NMI Handler
- ; Hard Fault Handler
- ; MemManage Fault Handler
- ; Bus Fault Handler
- ; Usage Fault Handler
- ; Reserved x4
- ; SVCall Handler
- ; Debug Monitor Handler
- ; Reserved
- ; PendSV Handler
- ; SysTick Handler

Memory Systems

Processor Memory Map



Floating Point Extensions

Cortex-M4



ARMv7E-M Architecture

- Thumb-2 only
- DSP extensions
- Optional FPU (Cortex-M4F)
- Otherwise, same as Cortex-M3
- Implements full Thumb-2 instruction set
 - Saturated math (e.g. QADD)
 - Packing and unpacking (e.g. UXTB)
 - Signed multiply (e.g. SMULTB)
 - SIMD (e.g. ADD8)

Cortex-M4F Floating Point Registers

- FPU provides a further 32 single-precision registers
- Can be viewed as either
 - 32 x 32-bit registers
 - 16 x 64-bit doubleword registers
 - Any combination of the above



Binary Upwards Compatibility

	VABS VADD	VCMP	VCMPE	VCVT	VCVTR	VDIV	VLDM
	VLDR VMLA	VMLS	VMOV	VMRS	VMSR	VMUL	VNEG
	VNMLA VMMLS	S VNMUL	VPOP	VPUSH	VSQRT	VSTM	VSTR
	VSUB VFMA	VFMS	VFNMA	VFNMS		Corte	x-M4 FPU
	PKH QADD	QADD16	QADD8	QASX	QDADD	QDSUB	QSAX
	QSUB QSUB1	6 QSUB8	SADD16	SADD8	SASX	SEL	SHADD16
	SHADD8 SHASX	SHSAX	SHSUB16	SHSUB8	SMLABB	SMLABT	SMLATB
ARMv7-M	SMLATT SMLAD	SMLALBB	SMLALBT	SMLALTB	SMLALTT	SMLALD	SMLAWB
Architecture	SMLAWT SMLSD	SMLSLD	SMMLA	SMMLS	SMMUL	SMUAD	SMULBB
	ADC ADD	ADR	AND	ASR	В	SMULBT	SMULTT
	CLZ BFC	BFI	BIC	CDP	CLREX	SMULTB	SMULWT
	CBNZ CBZ CMN	СМР	DBG	EOR	LDC	SMULWB	SMUSD
		LDR	LDRB	LDRBT	LDRD	SSAT16	SSAX
	LDREX LDREX	B LDREXH	LDRH	LDRHT	LDRSB	SSUB16	SSUB8
ARMv6-M	LDRSBT LDRSH	r LDRSH	LDRT	MCR	LSL	SYTAR	SXTAB16
Arabitaatura	LSR MCRR	MLS	MLA	MOV	MOVT	SXTAL	CYTR4(
Architecture	MRC MRRC	MUL	MVN	NOP	ORN	SXTAH	SXIBIO
	ORR PLD	PLDW	PLI	POP	PUSH	UADD16	UADD8
	RBIT REV	REV16	REVSH	ROR	RRX	UASX	UHADD16
			RSB	SBC	SBFX	UHADD8	UHASX
	BKPT BLA ADC A	ADR ADR	SDIV	SEV	SMLAL	UHSAX	UHSUB16
		BIC	STMIA	STMDR	STR	UHSUB8	UMAAL
	DSB CMN C	MP FOR	STRB	STRBT	STRD	UQADD16	UQADD8
		DRB LDM	STREX	STREXB	STREXH	UOASX	UOSAX
	MRS LDRH LD	RSB LDRSH	STRH	STRHT	STRT	UOSUB16	UOSUB8
	MSR LSL L	SR MOV	SUB	SXTB	SXTH		USADAR
	NOP REV MUL M	IVN ORR	ТВВ	ТВН	TEQ	USADO	USADA
	REV16 REVSH POP PI	USH ROR	TST	UBFX	UDIV	USATI	USAX
	SEV SXTB RSB S	BC STM	UMLAL	UMULL	USAT	USUB16	USUB8
	SXTH UXTB STR S	TRB STRH	UXTB	UXTH	WFE	UXTAB	UXTAB16
	UXTH WFE SUB S	VC TST	WFI	YIELD	IT	UXTAH	UXTB16
	WFI YIELD Corte	x-M0/M1			Cortex-M3	C	ortex-M4

STM32 32-bit ARM Cortex MCUs



STM32 F4 series

High-performance Cortex[™]-M4 MCU















4 product series

Common core peripherals and architecture:



STM32 F4 s	eries - High	performance	with DSP (S	TM32F405/415	/407/417	7)		2.0	
168 MHz Cortex-M4 with DSP and FPU	Up to 192-Kbyte SRAM	Up to 1-Mbyte Flash	2x USB 2.0 OTG FS/HS	3-phase MC timer	2x CAN 2.0B	SDIO 2x I²S audio Camera IF	Ethernet IEEE 1588	Crypto/hash processor and RNG	STM32 F4
STM32 F2 s	eries - High	performance	(STM32F20	5/215/207/217)				
120 MHz Cortex-M3 CPU	Up to 128-Kbyte SRAM	Up to 1-Mbyte Flash	2x USB 2.0 OTG FS/HS	3-phase MC timer	2x CAN 2.0B	SDIO 2x I²S audio Camera IF	Ethernet IEEE 1588	Crypto/hash processor and RNG	STM32 F2
STM32 F1 s	eries - Conn	ectivity line (STM32F105/	/107)					
72 MHz Cortex-M3 CPU	Up to 64-Kbyte SRAM	Up to 256-Kbyte Flash	USB 2.0 OTG FS	3-phase MC timer	2x CAN 2.0B	2x I²S audio	Ethernet IEEE 1588		
STM32 F1 s	eries - Perfo	rmance line	(STM32F103)					
72 MHz Cortex-M3 CPU	Up to 96-Kbyte SRAM	Up to 1-Mbyte Flash	USB FS device	3-phase MC timer	CAN 2.0B	SDIO 2x I ² S			
STM32 F1 s	eries - USB /	Access line (S	STM32F102)						
48 MHz Cortex-M3 CPU	Up to 16-Kbyte SRAM	Up to 128-Kbyte Flash	USB FS device						STM32 FI
STM32 F1 s	eries - Acce	ss line (STM3	32F101)						
36 MHz Cortex-M3 CPU	Up to 80-Kbyte SRAM	Up to 1-Mbyte Flash							
STM32 F1 s	eries - Value	line (STM32	F100)						
24 MHz Cortex-M3 CPU	Up to 32-Kbyte SRAM	Up to 512-Kbyte Flash	3-phase MC timer	CEC					
STM32 L1 s	eries - Ultra-	low-power (STM32F151/	(152)					
20 MU-	Lin to	Lin to		Data EEDBOM	LOD	1	DOD	The second second	-

ST



STM32 F4 block diagram

Feature highlight

- 168 MHz Cortex-M4 CPU
 - Floating point unit (FPU)
 - ART Accelerator [™]
 - Multi-level AHB bus matrix
- 1-Mbyte Flash, 192-Kbyte SRAM
- 1.7 to 3.6 V supply
- RTC: <1 µA typ, sub second accuracy
- 2x full duplex I²S
- 3x 12-bit ADC
 0.41 µs/2.4 MSPS
- 168 MHz timers



Notes:

1. HS requires an external PHY connected to the ULPI interface

Crypto/hash processor on STM32F417 and STM32F415

STMicroelectronics

57