
Lab 7

Timer/Counter
Ultrasonic sensor

Timer/Counter

Timer/ Counter	Number of Bits	Timer	Counter	Compare	Capture	Waveform
0	8	O	X	O	X	O
1	16	O	O	O	O	O
2	8	O	O	O	X	O
3	16	O	O	O	O	O

Sample Code: timer0.c

```
#include <avr/io.h>
#include <avr/interrupt.h>

ISR(TIMER0_OVF_vect)
{
    PORTA ^= 1<<PA0;
}

int main(void)
{
    DDRA = 1<<PA0;

    TCCR0 |= 1<<CS02 | 1<<CS01; //prescaler 256
    TIMSK |= 1<<TOIE0;



    sei(); /* enable interrupt */
    while(1);
    return 0;
}
```


Exercise 1: Square Wave

- Timer0.c 프로그램을 실행한다.
- 오실로스코프를 이용하여 PA0에서 출력되는 square wave의 주파수를 측정한다.
- Prescaler의 값을 다음과 같은 값으로 바꾼 후, 오실로스코프를 이용하여 PA0에서 출력되는 square wave의 주파수를 측정한다.

Prescaler: 8, 64, 128

- 각 prescaler의 값(8,64,128,256)에 대해서 측정된 주파수 값이 나오는 이유를 보고서에 설명한다.





16-bit Timer/Counter Overview

TCNT_n : *timer/counter register*


- 16-bit counter itself
- holds the present value of counter

OCR_{nA/B/C} : *output compare register*

- always compared against TCNT_n

TCCR_{nA/B/C} : *timer/counter control register*

- determines the mode of operation



n: Timer/Counter # (1/3)

x: OCU channel # (A/B/C)

16-bit Timer/Counter1,3 Control Register A (TCCR1A, TCCR3A)

Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	TCCR1A							
Initial Value	0	0	0	0	0	0	0	0	

Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	TCCR3A							
Initial Value	0	0	0	0	0	0	0	0	

- Bit 7:6 – COMnA1:0: Compare Output Mode for Channel A
- Bit 5:4 – COMnB1:0: Compare Output Mode for Channel B
- Bit 3:2 – COMnC1:0: Compare Output Mode for Channel C

Timer/Counter1,3 Control Register A (TCCR1A, TCCR3A)

Table 61. Waveform Generation Mode Bit Description

Mode	WG _{Mn3}	WG _{Mn2} (CTC _n)	WG _{Mn1} (PWM _{Mn1})	WG _{Mn0} (PWM _{Mn0})	Timer/Counter Mode of Operation ⁽¹⁾	TOP	Update of OCR _{Rnx} at	TOV _n Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	BOTTOM
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	BOTTOM
4	0	1	0	0	CTC	OCR _{nA}	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	BOTTOM	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	BOTTOM	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	BOTTOM	TOP
8	1	0	0	0	PWM, Phase and Frequency Correct	ICR _n	BOTTOM	BOTTOM
9	1	0	0	1	PWM, Phase and Frequency Correct	OCR _{nA}	BOTTOM	BOTTOM
10	1	0	1	0	PWM, Phase Correct	ICR _n	TOP	BOTTOM
11	1	0	1	1	PWM, Phase Correct	OCR _{nA}	TOP	BOTTOM
12	1	1	0	0	CTC	ICR _n	Immediate	MAX
13	1	1	0	1	(Reserved)	-	-	-
14	1	1	1	0	Fast PWM	ICR _n	BOTTOM	TOP
15	1	1	1	1	Fast PWM	OCR _{nA}	BOTTOM	TOP

Note: 1. The CTC_n and PWM_{Mn1:0} bit definition names are obsolete. Use the WG_{Mn2:0} definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.

Timer/Counter1,3 Control Register B (TCCR1B, TCCR3B)

Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	TCCR1B
Initial Value	0	0	0	0	0	0	0	0	

Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	TCCR3B
Initial Value	0	0	0	0	0	0	0	0	

- Bit 2:0 – CSn2:0: Clock Select

Table 62. Clock Select Bit Description

CSn2	CSn1	CSn0	Description
0	0	0	No clock source. (Timer/Counter stopped)
0	0	1	$\text{clk}_{\text{IO}}/1$ (No prescaling)
0	1	0	$\text{clk}_{\text{IO}}/8$ (From prescaler)
0	1	1	$\text{clk}_{\text{IO}}/64$ (From prescaler)
1	0	0	$\text{clk}_{\text{IO}}/256$ (From prescaler)
1	0	1	$\text{clk}_{\text{IO}}/1024$ (From prescaler)
1	1	0	External clock source on Tn pin. Clock on falling edge
1	1	1	External clock source on Tn pin. Clock on rising edge

Timer/Counter Interrupt Mask Register (TIMSK)

Bit	7	6	5	4	3	2	1	0	TIMSK
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

Note: This register contains interrupt control bits for several Timer/Counters, but only Timer1 bits are described in this section. The remaining bits are described in their respective timer sections.

- **Bit 5 – TICIE1: Timer/Counter1, Input Capture Interrupt Enable**

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Input Capture interrupt is enabled. The corresponding interrupt vector (See “Interrupts” on page 60.) is executed when the ICF1 flag, located in TIFR, is set.

- **Bit 4 – OCIE1A: Timer/Counter1, Output Compare A Match Interrupt Enable**

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Output Compare A Match Interrupt is enabled. The corresponding interrupt vector (see “Interrupts” on page 60) is executed when the OCF1A flag, located in TIFR, is set.

- **Bit 3 – OCIE1B: Timer/Counter1, Output Compare B Match Interrupt Enable**

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Output Compare B Match Interrupt is enabled. The corresponding interrupt vector (see “Interrupts” on page 60) is executed when the OCF1B flag, located in TIFR, is set.

- **Bit 2 – TOIE1: Timer/Counter1, Overflow Interrupt Enable**

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 overflow interrupt is enabled. The corresponding interrupt vector (see “Interrupts” on page 60) is executed when the TOV1 flag, located in TIFR, is set.

Extended Timer/Counter Interrupt Mask Register (ETIMSK)

Bit	7	6	5	4	3	2	1	0	ETIMSK
Read/Write	R	R	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

- Bit 0 – OCIE1C: Timer/Counter1, Output Compare C Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Output Compare C Match Interrupt is enabled. The corresponding interrupt vector (see “Interrupts” on page 60) is executed when the OCF1C flag, located in ETIFR, is set.

Timer/Counter Modes

- Normal Mode
- Clear Timer on Compare Match (CTC) Mode
- PWM Modes

Normal Mode

- WGMn3:0=0
- Counting up
- No counter clear

Sample Code: timer1.c

```
#include <avr/io.h>
#include <avr/interrupt.h>

int int_counter;

ISR(TIMER1_OVF_vect)
{
    int_counter++;
    if (int_counter==50)
    {
        int_counter=0;
        PORTD ^= 1<<PD4;PORTA ^= 1<<PA0;
    }
    TCNT1 = 64911; /* Timer value 10msec */
}
```

```
int main(void)
{
    cli(); /* disable interrupt */
    MCUCR = 0x00;
    MCUCR = 0x01; /* IVCE = 1 */
    MCUCR = 0x00; /* IVSEL = 0 */
    DDRD = 0xF0; /* PORT PD4~PD7 output mode */
    DDRA = 1 <<PA0;

    TCCR1A = 0x00;
    TCCR1B = (1 << CS12); /* clk / 256 */
    TCCR1C = 0x00;
    TIFR = 0x00;
    ETIFR = 0x00;
    TCNT1 = 64911; /* Timer value 10msec */
    TIMSK = 1 << TOIE1; /* enable Timer1 interrupt */
    ETIMSK = 0x00;
    sei(); /* enable interrupt */
    PORTD=0xF0;
    int_counter=0;
    while(1);
}
```

Control Register Setting

TCCR1B = (1 << CS12); /* clk / 256 */

Bit	7	6	5	4	3	2	1	0	TCCR1B
ReadWrite	ICNC1 R/W	ICES1 R/W	- R	WGM13 R/W	WGM12 R/W	CS12 R/W	CS11 R/W	CS10 R/W	
Initial Value	0	0	0	0	0	0	0	0	

Table 62. Clock Select Bit Description

CSn2	CSn1	CSn0	Description
0	0	0	No clock source. (Timer/Counter stopped)
0	0	1	clk _{I/O} /1 (No prescaling)
0	1	0	clk _{I/O} /8 (From prescaler)
0	1	1	clk _{I/O} /64 (From prescaler)
1	0	0	clk _{I/O} /256 (From prescaler)
1	0	1	clk _{I/O} /1024 (From prescaler)
1	1	0	External clock source on Tn pin. Clock on falling edge
1	1	1	External clock source on Tn pin. Clock on rising edge

Timer/Counter Interrupt Mask Register

TIMSK = 1 << TOIE1; /* enable Timer1 interrupt */

Bit	7	6	5	4	3	2	1	0	TIMSK
	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

- Bit 2 – TOIE1: Timer/Counter1, Overflow Interrupt Enable

Timer Value


- $16\text{MHz}/256=62500\text{Hz}$
- $2^{16}=65536$
- $10\text{msec}:100\text{Hz}$
- $62500\text{Hz}/100\text{Hz}=625$
- $65536-625=64911$

```
TCNT1 = 64911; /* Timer value 10msec */
```

Clear Timer on Compare (CTC) Mode

- WGM_n3:0=4
- OCR_nA : compare register
- The counter is cleared to zero when matches OCR_nA

Figure 51. CTC Mode, Timing Diagram



Sample Code: timer2.c

```
#include <avr/io.h>
#include <avr/interrupt.h>

int int_counter;

ISR(TIMER1_COMPA_vect)
{
    int_counter++;
    if (int_counter==50)
    {
        int_counter=0;
        PORTD ^= 1<<PD4;PORTA ^= 1<<PA0;      }
}
```

```
int main(void)
{
    cli(); /* disable interrupt */
    MCUCR = 0x00;
    MCUCR = 0x01; /* IVCE = 1 */
    MCUCR = 0x00; /* IVSEL = 0 */
    DDRD = 0xF0; /* PORT PD4~PD7 output mode */
    DDRA = 1 <<PA0;

    TCCR1A = 0x00;
    TCCR1B = (1 << CS12) | (1<< WGM12); /* clk / 256 CTC Mode */
    TCCR1C = 0x00;
    TIFR = 0x00;
    ETIFR = 0x00;
    OCR1A = 624;
    TIMSK = 1 << OCIE1A; /* enable Timer1 Compare Match A interrupt */
    ETIMSK = 0x00;
    sei(); /* enable interrupt */
    PORTD=0xF0;
    int_counter=0;
    while(1);
}
```

Control Register Setting

TCCR1B = (1 << CS12) | (1<< WGM12); /* clk / 256 CTC Mode */

Table 61. Waveform Generation Mode Bit Description

Mode	WGMr3	WGMr2 (CTCn)	WGMr1 (PWMr1)	WGMr0 (PWMr0)	Timer/Counter Mode of Operation ⁽¹⁾	TOP	Update of OCRnx at	TOVn Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	BOTTOM
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	BOTTOM
4	0	1	0	0	CTC	OCRnA	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	BOTTOM	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	BOTTOM	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	BOTTOM	TOP
8	1	0	0	0	PWM, Phase and Frequency Correct	ICRn	BOTTOM	BOTTOM
9	1	0	0	1	PWM, Phase and Frequency Correct	OCRnA	BOTTOM	BOTTOM
10	1	0	1	0	PWM, Phase Correct	ICRn	TOP	BOTTOM
11	1	0	1	1	PWM, Phase Correct	OCRnA	TOP	BOTTOM
12	1	1	0	0	CTC	ICRn	Immediate	MAX
13	1	1	0	1	(Reserved)	-	-	-
14	1	1	1	0	Fast PWM	ICRn	BOTTOM	TOP
15	1	1	1	1	Fast PWM	OCRnA	BOTTOM	TOP

Note: 1. The CTCn and PWMr1:0 bit definition names are obsolete. Use the WGMr2:0 definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.

Interrupt Mask Register

TIMSK = 1 << OCIE1A; /* enable Timer1 Compare Match A interrupt */

Bit	7	6	5	4	3	2	1	0	
	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	TIMSK
ReadWrite	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

- Bit 4 – OCIE1A: Timer/Counter1, Output Compare A Match Interrupt Enable


Interrupt Vector

SIGNAL(SIG_OUTPUT_COMPARE1A)

{

iom128.h

```
/* Timer/Counter1 Compare Match A */  
#define TIMER1_COMPA_vect _VECTOR(12)  
#define SIG_OUTPUT_COMPARE1A _VECTOR(12)
```



The screenshot shows a Windows file explorer window. The left pane displays a tree view of directory paths under 'C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\avr8\avr8-gnu-toolchain\avr\include'. The right pane is a list view showing files with the '.h' extension, including iom128.h, iom128a.h, iom128rfa1.h, iom128rfr2.h, iom161.h, iom162.h, and iom163.h. Each file entry includes its last modified date (2017-09-13), file type (H 파일), and size.

이름	수정한 날짜	유형	크기
iom128.h	2017-09-13 오전 8...	H 파일	35KB
iom128a.h	2017-09-13 오전 8...	H 파일	25KB
iom128rfa1.h	2017-09-13 오전 8...	H 파일	174KB
iom128rfr2.h	2017-09-13 오전 8...	H 파일	60KB
iom161.h	2017-09-13 오전 8...	H 파일	16KB
iom162.h	2017-09-13 오전 8...	H 파일	23KB
iom163.h	2017-09-13 오전 8...	H 파일	14KB

Timer Value

- $16\text{MHz}/256=62500\text{Hz}$
- $2^{16}=65536$
- $10\text{msec}:100\text{Hz}$
- $62500\text{Hz}/100\text{Hz}=625$
- $0\sim624: 625 \text{ pulses}$

OCR1A = 624; /* Timer value 10msec */

Ultrasonic sensor HC-SR04



Trigger signal
(TTL input to Trig pin)


10 μ sec



HC-SR04 Ultrasonic Sensor
Signal Timing Diagram

Measured Echo Time
(between 100 μ sec – 25msec approx.)

Echo signal
(TTL output from Echo pin)



$$\text{Distance (cm)} = \text{Measured Echo Time (in } \mu\text{sec})/58$$

$$\text{Distance (inch)} = \text{Measured Echo Time (in } \mu\text{sec})/148$$

Sample code: usonic_1int.c

```
#include <avr/io.h>
#include <avr/interrupt.h>


volatile int counter;
volatile char rising;

ISR(INT0_vect)
{
    if (rising == 1)
    {
        TCCR1B = (1 << CS11); /* clk / 8 start the timer */
        EICRA = 2<<ISC00;
        rising = 0;
    }
    else
    {
        TCCR1B &= 0xf8; /* stop the timer */
        counter = TCNT1/116;
        TCNT1 = 0;
        EICRA = 3<<ISC00;
        rising = 1;
    }
}
```

```
int main(void)
{
    DDRB = 0xff;
    DDRE = 0xff;
    DDRG |= 0x10;
    TCCR1A = 0x00;
    TCCR1B = 0x00;
    TCCR1C = 0x00;
    TCNT1=0;


    EIMSK |=1<<INT0;
    EICRA = 3<<ISC00;
    rising = 1;
    sei();
    while(1{
        PORTG = 0x10;
        delay_us(15);
        PORTG = 0x00;
        display_digit(counter);
        delay_ms(50);
    }
}
```

-
- PG4-Trig
 - PD0-Echo
 - Vcc-5V
 - GND



Exercise2: Ultrasonic sensor

- HC-SR04 초음파 센서를 연결하고 usonic.c 프로그램을 실행하여 거리 측정을 실행해 본다. 측정 거리는 seven segment display에 cm 단위로 표시된다.



Exercise3: Stop Watch

- 타이머 인터럽트를 이용해서 분(minute), 초(second), 1/100 초를 나타낼 수 있는 stopwatch를 만든다.
- 시간은 6자리 (분, 초, 1/100초 각 2자리씩)로 memory mapped LCD에 나타낸다. 즉, 12:34:56 과 같이 나타낸다.
- 프로그램이 시작되면 00:00:00을 디스플레이하고, 버튼 입력을 기다린다.
- PG4에 연결된 버튼을 누르면 start 동작, 다시 버튼을 누르면 stop 동작을 한다. Stop 상태에서 버튼을 누르면 디스플레이를 00:00:00로 clear 하고 정지된 상태에서 버튼 입력을 기다린다. 이 상태에서 버튼을 누르면 start 동작을 한다.
- 위의 동작을 무한 반복한다.